Indicates the clocking stand-by for MasterClock2 on each board.
The write will fail if it is also currently the source of the
backplane. The write will also fail if the board does not support
backplane clocking. If this value is none(7) and an interrupt on
the primary interface for MasterClock1 is received. MasterClock1
will switch to that anims local clock.