cimrMsuTrafficMSUs 1.3.6.1.4.1.9.9.529.1.2.2.1.9

The total number of MSU handled by this processor.

Informations

Access Type
readonly

Parent

1.3.6.1.4.1.9.9.529.1.2.2.1 cimrMsuTrafficEntry